Abstract: Utilisation of input compatibilities alleviates test costs in many applications such as reducing linear feedback shift register (LFSR) size, and scan tree construction among others. Correlation among inputs, identified based on a test set analysis, can be exploited by driving the circuit inputs through fewer channels. The reduction in the number of channels, which is dictated by the number of compatible input groups, determines the extent of test cost savings thus attained. The utilisation of inverse compatibility along with direct compatibility of inputs helps reduce test costs further. The don't care bits in a test set, however, complicate the identification of valid compatibility groups that consist of both pairwise directly and pairwise inversely compatible inputs, as conflicts may arise during the specification of these don't care bits, leading to an invalid compatibility class. Here, the authors formally model inverse compatibility for the first time, tackling the challenge induced by the specification of don't care bits in the process of identification of compatible group, thus enabling the utilisation of inverse compatibilities along with direct compatibilities. The hyper-graph-based modelling that is introduced here enables the exploitation of the full potential of inverse compatibilities. The applications that rely on input compatibility can, thus, greatly benefit from the techniques presented here in attaining higher test cost savings.
Introduction
A large number of circuit inputs to control, coupled with large-sized tests sets targeted towards ensuring a high test quality reflects into prolonged test application and inflated test data, elevating production costs. Test cost can be alleviated by exploiting the correlation among inputs in test patterns. Structural relationships among faults give rise to elevated correlation levels, as the circuit structure reflects into overlaps in controllability/observability requirements. The consequent similarity in the requirements induces in turn the generation of vectors with high levels of correlation.
The concept of input compatibility has been explored to reduce test application time and data volume. An analysis of a set of test vectors is conducted in order to expose the correlated inputs, enabling the control of the inputs through fewer channels. Stimulus bits per test pattern is thus reduced, alleviating test cost with no compromise in quality.
Direct and inverse compatibilities of inputs have been defined in [1] and are exploited for reducing the size of linear feedback shift register (LFSR) that controls circuitry inputs. In this work, input compatibilities are iden-tified via an analysis of the circuit logic structure rather than the test set. Because of the potential conflicts that may arise upon grouping directly and/or inversely compatible inputs, the technique proposed in [1] keeps updating input compatibilities every time a new input is added to a compatibility class. Such a greedy nature stems from the lack of a global view on the impact of inverse compatibilities and on the compatibility conflicts that arise upon attempts on expanding compatibility classes. The concept of d-compatibilities and c-compatibilities are introduced in [2] and in [3] , respectively, and are exploited to reduce the LFSR size, similar to the approach in [1] . design a minimal-depth scan tree [6 -10] , only direct compatibility of scan cells is considered, leading to a graph colouring problem.
A solution that is based on the utilisation of direct and inverse compatibilities, for which a complete and global modelling technique is provided, has been lacking in the literature. Thus, the techniques that indeed utilise inverse compatibilities [1] [2] [3] end up employing greedy approaches, such as the intertwining of the compatibility class identification and checking for compatibility conflicts, failing to explore the full potential of inverse compatibilities.
In this paper, we provide an in-depth analysis for understanding the requirements of utilising inverse compatibilities along with direct compatibilities of inputs. Although the identification of compatible input groups is trivial in the case of fully specified test vectors, the existence of don't care bits complicates this process. The inclusion of all pairwise compatible inputs within the same group may sometimes lead to an invalid compatibility class, as conflicts may arise during the specification process of the don't care bits. The uniqueness of the modelling technique in this paper lies in its capability to foresee the aforementioned conflicts in a computationally efficient manner, always producing valid compatibility classes that lead to no conflicts. The complete and in-depth understanding of inverse compatibilities enables the exploitation of the full potential of the inverse compatibilities utilised in conjunction with direct dependencies. A hyper-graph-based test set analysis approach gives rise to a quick identification of a minimal number of compatible input groups, minimising the test cost of any application that relies on input compatibilities.
An attempt on modelling inverse compatibilities along with direct compatibilities has been made in [11] . In this technique, a compatibility graph that has two nodes for each input (one for the input itself, and one for its complement) is constructed. Two compatible nodes are connected by an edge. If these nodes correspond to two non-inverted inputs, or to two inverted inputs, the edge denotes direct compatibility. If these nodes correspond to two inputs, only one of which is inverted, the edge denotes inverse compatibility. The technique iteratively identifies cliques in this graph, identifying compatibility classes. Overlooking, during the clique identification process, potential don't care bit specification conflicts induced by inverse compatibilities, however, leads to the formation of invalid compatibility classes.
The remainder of this paper is organised as follows. In Section 2, we briefly illustrate techniques that reduce test cost by exploiting input compatibilities. In Section 3, we introduce formal definitions for input compatibility, while also elaborating on the utilisation of inverse compatibility along with direct compatibility, and on the associated modelling challenges. Subsequently in Section 4, we present a graph theoretical modelling for the identification of compatibility classes. By utilising the outcome of this modelling, we map the compatibility class identification problem to the hyper-graph colouring problem, which we present in Section 5. Finally, Sections 6 and 7 present the experimental results and the concluding remarks, respectively.
Compatibility applications
Any application that relies on the identification of a minimal number of compatibility classes benefits from the utilisation of inverse compatibilities in addition to direct compatibilities. LFSR size reduction [1] [2] [3] , scan tree construction [6] [7] [8] [9] [10] , test data compression through the use of fan-out-based decompressors [12, 13] and scan network construction [14] are such applications among others. In [1] [2] [3] , the number of LFSR stages equals the number of compatibility classes. Furthermore, test time is exponential in the number of stages as the primitive polynomial LFSR is executed exhaustively to generate all possible input combinations; thus, even a reduction of the number of compatibility classes by only one reflects a 50% reduction in test time in addition to area cost saving. In [6] [7] [8] [9] [10] 14] , scan depth equals the number of compatibility classes; identification of a fewer compatibility classes through the utilisation of inverse compatibilities in addition to direct compatibilities reduces the scan depth, reflecting savings in test time and data volume.
All the aforementioned applications can greatly benefit from the utilisation of inverse compatibilities as illustrated in Fig. 1 . For the example test set of four partially specified test vectors for ten inputs, which is provided in Table 1 , suppose that the compatibility classes are identified to be fa, g, jg, fb, f g, fc, eg and fd, h, ig in the case of only direct compatibilities, and to be fa, c, g, hg, fb, d, f g and fi, e, jg in the case when both direct and inverse compatibilities are utilised. Fig. 1 illustrates the construction of the shrunk LFSR and of the compressed scan tree both based on the identified compatibility classes. In the cases where inverse compatibilities are also utilised, inversion in the proper locations are also effected. The top part of the figure illustrates the beneficial impact of the identification of three compatibility classes rather than four in reducing the LFSR size by one stage, and in turn reducing test time by 50%. The bottom part of the figure illustrates the utilisation of compatibilities in constructing a scan tree; the additional utilisation of inverse compatibilities reduces the scan depth from four to three, reducing test time by 25%.
To benefit from the additional test cost reduction benefits offered by inverse compatibilities, an in-depth analysis is required in order to define generalised compatibility requirements. Deciphering the rules for identifying compatibility classes, wherein each class may consist of directly and/or inversely compatible input pairs, is the focus and the contribution of this paper.
Compatibility concept and modelling challenges
Given a set of test vectors, which may be partially or fully specified, two inputs are directly compatible if they never receive complementary binary values (0 and 1) simultaneously for any test vector. Two inputs are inversely compatible, if they never receive identical binary values simultaneously for any test vector. The existence of don't care bits (x) in a test set may render two inputs both directly and inversely compatible; this happens when the two inputs never receive specified values simultaneously for any test vectors. Similarly, two inputs are neither directly nor inversely compatible, if they receive complementary bit values simultaneously for a test vector while they receive identical bit values simultaneously for another test vector.
For the test set in Table 1 , the inputs a and b are neither directly nor inversely compatible, the inputs a and c are only inversely compatible, the inputs b and c are both directly and inversely compatible, and the inputs h and i are only directly compatible.
Two directly compatible inputs can be shorted together and controlled from the same channel with no loss in quality, as they would always be receiving identical values through the channel. Two inversely compatible inputs can also be controlled from the same channel; however, an inverter should be inserted on one branch of the fan-out, ensuring that the two inputs always receive complementary binary values. Two inputs that are neither directly nor inversely compatible can be deemed incompatible.
Controlling the two compatible inputs from a single channel necessitates the specification of the don't care bits based on the compatibility relationship between the two inputs. A care bit for one of the inputs necessitates the specification of the don't care bit of the other input for the same test vector; direct compatibility requires the don't care bits to be specified as identical to the care bit, whereas inverse compatibility requires the don't care bits to be specified complementary to the care bit. For instance, if c and i are to be driven from the same channel because they are inversely compatible, the don't care bit of i in the second test vector has to be specified as a '1', as the corresponding bit of c is a '0'. Furthermore, the don't care bits of c in the third and the fourth vectors should be specified as a '0' and a '1', respectively, complementary to the values of i in the same bit positions.
As more and more inputs are grouped together within the same compatibility group to be driven from a single channel, the aforementioned mandatory specification of don't care bits may introduce conflicts between two originally compatible inputs. For instance, when inversely compatible inputs c and i are to be driven from the same channel, the mandatory specification of the don't care bit of i as a '1' renders i and j no longer inversely compatible, although prior to this specification they used to be inversely compatible. Thus, j cannot be controlled from the same channel that controls c and i.
When only direct compatibilities (and no inverse compatibilities) are utilised, mandatory specification of don't care bits never create any conflict between inputs that used to be directly compatible originally. If one of n pairwise directly compatible inputs has a care bit, the don't care bits of the other inputs, if any, are all specified to the same value as the care bit. Pairwise direct compatibility of the inputs ensure that no two inputs have complementary care bits for the same test vector, ensuring that the mandatory specification of don't care bits never introduces any conflict. Thus, a group of inputs are deemed directly compatible if every pair of inputs within the group are directly compatible, resulting in a straightforward identification of a group of directly compatible inputs by only analysing the pairwise compatibility relationships. The mandatory process of specification of don't care bits specification process can be safely deferred until after the compatibility group is identified. www.ietdl.org Compatibility group identification by utilising both direct and inverse compatibilities without considering the mandatory specification of don't care bits requires an indepth analysis of the aforementioned 'specification-induced conflicts' between inputs. The challenging question to address is how to judge the compatibility of a group of inputs based solely on the information regarding the pairwise direct and inverse compatibility relationships. How can we foretell whether the mandatory specification of don't care bits leads to any conflict without actually effecting there specification of the don't care bits? Addressing this challenge is of crucial importance, as the intertwined exploration of don't care specifications and the identification of compatible group is computationally infeasible.
The specification of don't care bits in a manner consistent with all the pairwise compatibility requirements within a group of inputs is possible only when pairwise compatibilities of inputs form a transitive relation, in the form of an even number of inverse compatibilities in a cyclic sequence of pairwise dependencies. Suppose that a 1 is compatible with a 2 , a 2 is compatible with a 3 , and a 3 is compatible with a 1 , where the inputs are either directly or inversely (and not both) compatible pairwise. For the three inputs to form a compatible group altogether, either two directly compatible inputs should both be inversely compatible with the other input, or all three inputs should be directly compatible pairwise. Let us consider the first incompatibility case, where a 1 and a 2 are inversely compatible, while a 1 and a 3 , and a 2 and a 3 are directly compatible pairwise. Any bit of a 2 must be complementary to the value of a 1 , while it must be identical to the value of a 3 for the same test vector. However, direct compatibility of a 1 and a 3 dictates that their bits must be identical for all the test vectors. The specification of don't care bits can be effected without any conflict only if a 2 has no care bit for any test vectors; this is not the case, however, as a 2 is either directly or inversely (and not both) compatible with the two other inputs, which means that it consists of at least one care bit. Let us consider the other incompatibility case, where all three inputs are inversely compatible pairwise. In this case, any bit of a 2 must be complementary to the value of a 1 while it must also be complementary to the value of a 3 for the same test vector, implying that the values of a 1 and a 3 must be identical for this test vector. However, inverse compatibility of a 1 and a 3 dictates that their bits must be complementary for all the test vectors, resulting in a conflict and, hence, an incompatible input triple.
In the example in Fig. 1 , b and j are directly compatible, j and h are inversely compatible, and b and h are inversely compatible, leading to no conflict in don't care specification when these three inputs are controlled from the same channel. However, j and b are directly compatible, b and g are inversely compatible, while j and g are also directly compatible, creating a conflict. Thus, b, j and g cannot be controlled from a single channel, as the pairwise compatibility requirements of these three inputs cannot be satisfied simultaneously. Another example wherein pairwise compatibility requirements cannot be satisfied is the case of c, i and j, which are all inversely compatible pairwise. Similarly, c, i and g constitute another group, which are incompatible as a triple, but all inversely compatible pairwise.
The discussion above can be trivially extended to n inputs, wherein the compatibility of these n inputs is judged based on the number of inverse compatibilities between a 1 and a 2 , a 2 and a 3 , . . . , and a n and a 1 .
If this number is even, then specification of don't care bits through this cycle of inputs can be effected with no conflicts. Thus, we refer to a group of all pairwise nonconflicting inputs as a valid compatibility class, when any cyclic sequence of pairwise dependencies within this group of inputs consists of an even number of inverse compatibilities. For instance in Fig. 1 , fb, j, hg is a valid compatibility class, whereas fb, g, jg, fc, i, jg and fc, i, gg are not.
Graph theoretical foundations
The previous section describes four different types of compatibility relationships among a pair of inputs. These are direct compatibility, inverse compatibility, both direct and inverse compatibility, and neither direct nor inverse compatibility. These four types of relationships can be captured by three types of edges in the generalised compatibility graph. A type-d edge connects two directly compatible nodes, a type-i edge connects two inversely compatible nodes, while a type-n edge, on the other hand, connects two nodes that are neither directly nor inversely compatible. The lack of an edge between two inputs denotes that the two corresponding inputs are both directly and inversely compatible. Fig. 2 provides an example of a generalised compatibility graph for the test set in Table 1 . Figure 2 Generalised compatibility graph for the test set in Table 1 198
IET It is quite interesting to note that a pruned version of the generalised compatibility graph yields the conflict graph that is coloured to identify the groups of directly compatible nodes. Removal of all the type-d edges from the generalised compatibility graph (retaining the type-i and type-n edges) degenerates this graph to another graph that captures the input conflicts when only direct compatibilities are considered. As type-i and type-n edges denote a 0 -1 mismatch of two inputs for at least one test vector, these edges denote conflicts that prevent two inputs from being controlled from the same channel. Thus, the resulting conflict graph, denoted as C fn,ig , is coloured to partition the graph into groups of directly compatible nodes; the nodes that are assigned the same colour constitute a direct compatibility group. The example of a generalised compatibility graph in Fig. 2 is pruned in this manner, resulting in the direct compatibility conflict graph in Fig. 3 . This graph can be coloured by at least four colours, as it consists of a clique of size four. One possible solution, with a minimal number of directly compatible groups, consists of the following compatibility groups: fa, g, j g, fb, f g, fc, eg and fd, h, ig.
When inverse compatibilities are utilised along with direct compatibilities, however, the generalised compatibility graph should be analysed in identifying the valid compatibility classes. Type-n edges can be apparently conceived as conflicts between inputs; thus, a type-n edge renders the corresponding two inputs incompatible.
To verify our observations in Section 3 regarding a valid compatibility class that consists possibly of directly and inversely compatible inputs, let us first consider the simple case of three inputs. Fig. 4 provides all eight possible inverter insertion configurations in the case of a single channel driving three inputs. As every inverter insertion configuration has an equivalent counterpart in terms of the data received by the three inputs, these configurations can be grouped into four distinct configuration classes, yielding four distinct graphs of three nodes each. These graphs constitute all possible valid compatibility classes of three inputs. As can be observed from the graphs, three inputs form a valid compatibility class only when the number of type-i edges is even in a cycle of three. A generalised version of this observation is captured in the following lemma.
Lemma 1:
The nodes of a sub-graph that consists of no cycle of an odd number of type-i edges and of no type-n edge form a valid compatibility class.
Proof: A valid compatibility class corresponds to a group of all pairwise non-conflicting inputs, with no cyclic sequence of pairwise dependencies consisting of an odd number of inverse compatibilities. As all the inputs are pairwise non-conflicting, the corresponding sub-graph includes no type-n edge. Furthermore, as all the cyclic sequence of pairwise dependencies consist of an even number of inverse compatibilities, the corresponding sub-graph consists of no cycle of an odd number of type-i edges. Hence, the lemma follows. A Lemma 2: Let X and Y be two cycles that share a number of neighbouring edges, and let Z be another cycle that consists of all the nodes of X and Y. If each of X and Y has an even number of type-i edges, then Z has an even number of type-i edges as well.
Proof: Suppose the number of type-i edges in X and Y are k X and k Y , which are both even. Then, the total number of type-i edges in X and Y is k X þ k Y . Suppose there are c type-i edges that are common to X and Y. Then, the number of type-i www.ietdl.org edges in Z is k X þ k Y 2 2c, which is an even number. Hence, the lemma follows.
A Lemma 2 suggests that if the union of two cycles X and Y is another cycle Z, then it suffices to check for the even number of type-i edges in X and in Y, eliminating the need to perform another check for cycle Z, hence pruning the search space. We denote a cycle that embeds no other cycle as a prime cycle. For instance, every cycle of three is a prime cycle by definition. Although a graph may also have prime cycles of length greater than three, in the example in Fig. 2 , all prime cycles in the graph are of length three.
Theorem 1:
The nodes of a sub-graph form a compatibility class if and only if each prime cycle within the sub-graph consists of an even number of type-i edges and the subgraph contains no type-n edges.
Proof: If a sub-graph of nodes form a compatibility class, it must contain no cycle that has an odd number of type-i edges (by Lemma 1); hence, each prime cycle within the sub-graph must consist of an even number of type-i edges. Also, the sub-graph must contain no type-n edges (by Lemma 1). One direction of the theorem is thus proved.
Each non-prime cycle can be formed by first taking the union of the nodes of two prime cycles, and then by iteratively creating cycles of a greater length by merging smaller cycles, until the non-prime cycle is formed. All these cycles formed by using smaller cycles consist of an even number of type-i edges, if each prime cycle consists of an even number of type-i edges (by Lemma 2). If, in addition, there is no type-n edge within the subgraph, then the nodes of the subgraph form a compatibility class (by Lemma 1). Hence, the theorem follows.
A
Mapping to the hyper-graph colouring problem
The theorem that we presented in the previous section enables the identification of a computationally efficient strategy that aims at forming the compatibility classes by utilising both direct and inverse compatibility of inputs. Upon the completion of this process, each input is to be assigned to one of the compatibility classes, which are nonoverlapping. Thus, the problem of identification of compatibility classes requires the partitioning of a generalised compatibility graph.
We first define an invalid prime cycle as a prime cycle that has an odd number of type-i edges. The theorem dictates that a valid compatibility class cannot include any invalid prime cycle or type-n edge. Thus, the generalised compatibility graph partitioning process should account for such a constraint.
The exclusion of type-n edges can be easily ensured by the colouring of a regular graph that consists only of type-n edges. Thus, the generalised compatibility graph is pruned by retaining only the type-n edges, which represent the true conflicts; we refer to the pruned version of the generalised compatibility graph as conflict graph for direct-inverse compatibility, denoted as C fng . Graph colouring ensures that if two nodes are connected by a type-n edge, they are coloured differently, assigning the two nodes (inputs) to distinct compatibility classes.
The invalid prime cycle constraints should also be accounted for during the graph colouring process; upon their identification in the generalised direct-inverse compatibility graph, the nodes of each invalid prime cycle should be assigned at least two different colours in the conflict graph C fng , preventing all the nodes of an invalid cycle from being assigned to the same colour, and hence to the same compatibility class. A hyper-graph model, wherein edges may connect more than two vertices, enables accounting for the invalid prime cycle constraints. Hyperedges can be added to the conflict graph C fng , where each hyper-edge contains the nodes of an invalid prime cycle, forming the conflict hyper-graph, denoted as C fn, hyperg .
The problem of identification of Compatibility can be mapped to the hyper-graph colouring problem [15] , which ensures that the nodes contained within each hyper-edge is assigned to at least two colours. A minimum colouring of the conflict hyper-graph C fn, hypergg corresponds to the formation of the minimum number of compatibility classes, wherein no class consists of a type-n edge and no class includes all the nodes of an invalid prime cycle, resulting in valid compatibility classes.
The generalised compatibility graph in Fig. 2 is transformed into the conflict hyper-graph in Fig. 5 . The only three invalid prime cycles are reflected as three hyper-edges in this hypergraph; the only prime cycles of the generalised compatibility graph in Fig. 2 that contain an odd number of type-i edges are fc, i, j and fc, i, gg, which consist of three type-i edges each, and fb, g, j g, which consists of a single type-i edge. Each hyper-edge that contains three nodes in this hypergraph is illustrated by a triangle with three edges connecting the three nodes. In the hyper-graph, the best possible colouring solution requires three colours because of the cliques of size three. One possible solution, which also accounts for the invalid prime cycles, consists of the following compatibility classes: fa, c, g, hg, fb, d, f g and fi, e, jg. It can be seen that the nodes of the invalid prime cycles fc, i, jg and fc, i, gg are distributed over two different compatibility groups, whereas the nodes of the other invalid prime cycle fb, g, jg are distributed over three compatibility groups. The utilisation of inverse compatibilities along with direct compatibilities, thus, reduces the number of compatible groups from four to three in example.
The number of compatibility classes formed by utilising only direct compatibilities equals the chromatic number of the conflict graph for direct compatibilities (with type-n and type-i edges), denoted as x (C {n,i} ), as explained in Section 4. The chromatic number of a graph denotes the minimal number of colours with which the graph can be coloured. The chromatic number of the conflict graph for direct-inverse compatibility (with type-n edges only), denoted as x(C {n} ), represents the lower bound for the number of compatibility classes when both direct and inverse compatibilities are utilised. The actual number of compatibility classes (formed by utilising both direct and inverse compatibility) equals the chromatic number of the conflict hyper-graph, denoted as x(C {n,hyper} ).
Theorem 2: Let C {n,i} , C {n} and C {n,hyper} denote the conflict graph for direct compatibility the conflict graph for directinverse compatibility and the conflict hyper-graph constructed for the same test set, respectively. Then
Proof: The conflict graph C {n,i} contains the type-n and the type-i edges of the generalised compatibility graph. The conflict graph C {n} consists of only the type-n edges of the generalised compatibility graph. The conflict hyper-graph contains hyper-edges, which denote the invalid prime cycles, in addition to all the type-n edges of the generalised compatibility graph. Thus, the set of edges in C {n} is a subset of the set of edges in the other two graphs. Thus, it is guaranteed that C {n} can be coloured with fewer colours than those for the other two graphs, resulting in x(C {n} ) x(C {n,hyper} ) and x(C {n} ) x(C {n,i} )
As the hyper-edges in C {n,hyper} correspond only to the invalid prime cycles in the generalised compatibility graph, which additionally consists of valid prime cycles with type-i edges, C {n,i} consists of more edges than C {n,hyper} . Furthermore, a hyper-edge of cardinality more than 2 denotes a less strict of a colouring constraint, as the corresponding set of nodes needs to be coloured by more than one colour, whereas a type-i edge requires the two nodes to be coloured differently in C {n,i} . Thus, C {n,hyper} can be coloured with fewer colours than C {n,i} , leading to
A Theorem 2 states that the identification of fewer compatibility classes is guaranteed when inverse compatibilities are utilised in addition to direct compatibilities.
A regular graph colouring problem is NP-complete; colouring a hyper-graph is even harder computationally [15] . Thus, we present an efficient heuristic, in the form of a constrained graph colouring heuristic, that is capable of delivering near-optimal solutions. The conflict graph C {n} is coloured rather than the conflict hyper-graph C {n,hyper} , where the invalid prime cycles are also accounted for during the colouring process.
The heuristic initially identifies the invalid prime cycles in the generalised direct-inverse compatibility graph. Subsequently, the conflict graph C {n} is constructed. When colouring the conflict graph, the heuristic assigns a colour to a node only if this node is not adjacent to any other node of the same colour and if not all the nodes of an invalid prime cycle are assigned to the same colour; note that two nodes that belong to an invalid prime cycle can still be assigned to the same colour as long as at least one other node in this invalid prime cycle is assigned to another colour. The following priority mechanism is used in selecting the candidate node to be coloured. The node, which appears the most in the list of invalid prime cycles, is selected first, as the largest possible number of invalid prime cycles would be marked off the list upon a colour assignment to the node; in case of a tie, the highest degree node is selected first. Every time the heuristic switches to a new colour, it updates the list of invalid prime cycles by removing those that consist of already coloured nodes. The heuristic terminates when all the nodes are coloured. The nodes that are assigned to the same colour form a compatibility class. A pseudo-code for this heuristic is provided in Fig. 6 .
It can be seen from the pseudo-code of GetCycles that the run-time complexity is exponential. Consequently, for large instances, the run-time may be prohibitive. Based on the observation that invalid prime cycles of length .3 are not as common, we employ the following technique to improve the run-time. We only search for and report invalid prime cycles of length 3 (cubic complexity), and proceed with graph colouring only with these invalid prime cycles. Once the colouring is effected and compatibility classes are identified, an additional verification step of the algorithm goes through each group and checks whether any invalid prime cycle of length .3 exists within the nodes of the group. In the rare event that an invalid prime cycle renders a group incompatible, the algorithm repeats the colouring with the additional constraint corresponding to the lately identified invalid prime cycle. This iterative procedure continues until no compatibility group consists of invalid prime cycles.
The specification of don't care bits and the insertion of inverters are effected as post-processing steps as dictated by the compatibility relation of inputs within each compatibility class.
Experimental results
We have implemented the proposed constrained graph colouring heuristic technique for identifying the minimum number of compatibility classes, and applied it on several ISCAS85 and ISCAS89 benchmark circuits. The test vectors that are used in these experiments are obtained by statically compacting the test cubes generated by ATALANTA [16] . To be able to gauge the impact of utilising inverse compatibilities in addition to direct compatibilities, we have also implemented a graph colouring heuristic that is capable of identifying a minimum number of compatibility groups, when only direct compatibilities are utilised. The underlying graph colouring strategy is identical in the two heuristics. The difference in the results of the two heuristics is only because of the additional utilisation of inverse compatibilities in the proposed heuristic. Table 2 provides the results of this experiment. The first column denotes the benchmark circuit, whereas the second column provides the number of test vectors with which the compatibility analysis has been carried out. The third column denotes the number of inputs for the circuit. Column 4 provides the number of compatibility classes identified when only direct compatibilities are utilised, whereas Column 5 provides the associated CPU time in seconds. Column 6 denotes the lower bound (x(C {n} )) for the number of compatibility classes, when inverse compatibilities are utilised in addition to direct compatibilities. Column 7 provides the actual number of compatibility classes identified by the proposed constrained graph colouring heuristic, whereas Column 8 denotes the associated CPU time in seconds.
The results show that the number of compatibility classes identified by the heuristic is consistently very close to the lower bound. This can be attributed to the efficiency of the constrained graph colouring heuristic. The results also show that for smaller circuits, the utilisation of inverse compatibilities along with direct compatibilities provide, if any, marginal improvements, whereas for larger circuits, the reduction in the number of compatibility classes can be quite significant. For instance, for s15850, the utilisation of only direct compatibilities enables the formation of 255 compatibility classes among 611 inputs, whereas the additional utilisation of inverse compatibilities reduces the number of compatibility classes to 222. Table 3 presents the impact of utilising inverse compatibilities in the particular application of exhaustive testing via a reduced LFSR [1] [2] [3] . Utilisation of only Â, demonstrating the beneficial application of generalised compatibility analysis in reducing test costs.
Conclusions
In this paper, we present a test set analysis approach that helps identify compatible input groups, wherein the input compatibilities within groups are in the form of direct and/ or inverse compatibilities. We tackle, for the first time, the challenge of potentially conflicting specification requirements of don't care bits induced by a group of pairwise compatible inputs. The modelling techniques we present in this paper are capable of coping with this challenge by foreseeing such conflicts without actually effecting the specification of don't care bits, yielding a computationally feasible approach to identify a minimal number of compatibility classes. By deciphering the requirements of a valid compatibility group that consists of directly and/or inversely compatible inputs, and by capturing these requirements in the form of generalised compatibility graph properties to be checked, we model the problem of identification of the minimal number of compatibility classes as a hyper-graph colouring problem, for which we also provide an efficient heuristic. We apply the proposed heuristic on the test sets generated for ISCAS89 benchmark circuits. The results show that the number of compatibility classes can be further reduced when inverse compatibilities are utilised in conjunction with direct compatibilities. We also show the consequent beneficial impact in an application that relies on input compatibilities, namely, exhaustive testing. The techniques that we present in this paper can also be utilised for other applications that rely on input compatibilities, reaping significant test cost reduction.
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